Design Verification Engineer

Experience in IP/SOC verification Worked on full project cycles, including tape-outs Strong in debugging design & verification failures Proficient in Verilog, SystemVerilog, UVM Skills- functional coverage development & closure Developed assertions and checkers Test case planning and creation Practical knowledge of PCIe, Ethernet, CXL, USB, and CAN